Management
Attorney Docket No.: 42339-198723
VENABLE





FIG. 1



Management

Attorney Docket No.: 42339-198723




FIG. 3

Management

Attorney Docket No.: 42339-198723 VENABLE




FIG. 4

Management

Attorney Docket No.: 42339-198723

VENABLE

500




FIG. 5

Management

Attorney Docket No.: 42339-198723




FIG. 6

Management

Attorney Docket No.: 42339-198723





FIG. 7

Management

Attorney Docket No.: 42339-198723








FIG. 9



<u>-1G.</u> 10

Management
Attorney Docket No.: 42339-198723
VENABLE

1100



Inventor: Christian IOVIN et al. Title of Invention: Debugging Power Management Attorney Docket No.: 42339-198723 VENABLE

PIN NUMBER	HOST PIN NAME	HOST PIN DESCRIPTION	JTAG/TAP? (Y/N)
1	GND	GROUND	N
2 3	GND	GROUND	N
3	GEN I/O	DATA TRANSMISSION	N
4	DEBUG	DEBUG	N
5	GEN I/O	DATA TRANSMISSION	N
6	DEBUG	DEBUG	N -
7	GEN I/O	DATA TRANSMISSION	N
8	GND	GROUND	N _
9	GEN I/O	DATA TRANSMISSION	N
10	TDI	TEST DATA IN	Υ
11	GEN I/O	DATA TRANSMISSION	N
12	TMS	TEST MODE SELECT	Υ .
13	GEN I/O	DATA TRANSMISSION	N
14	TRSTn	TEST LOGIC RESET	Υ
15	RESETn	RESET	N
16	TCK	TEST CLOCK	Y
17	DEBUG	DEBUG	N
18	DEBUG	DEBUG	N
19	BCLKp	BUS CLOCK	N
20	GND	GROUND	N
21	BCLKn	BUS CLOCK	N
22	PWR	POWER	N
23	GEN I/O	DRIVES GEN I/O	N
24	TDO	TEST DATA OUT	Υ
25	GND	GROUND	N
26	PULLED PIN	PULLED PIN	N

FIG. 12

Management Attorney Docket No.: 42339-198723 VENABLE

PIN NUMBER	HOST PIN NAME	TARGET PIN NAME	TARGET PIN DESCRIPTION
1	GND	GND	GROUND
2	GND	GND	GROUND
3	GEN I/O	SLP#	SLEEP STATE
4	DEBUG	SYSTEM ERROR	SYSTEM ERROR
5	GEN I/O	STPCLK#	STOP CLOCK
6	DEBUG	SYSTEM RESET	SYSTEM RESET
7	GEN I/O	GEN I/O	DATA TRANSMISSION
8	GND	GND	GROUND
9	GEN I/O	GEN I/O	DATA TRANSMISSION
10	TDI	TDI	TEST DATA IN
11	GEN I/O	GEN I/O	DATA TRANSMISSION
12	TMS	TMS	TEST MODE SELECT
13	GEN I/O	GEN I/O	DATA TRANSMISSION
14	TRSTn	TRST#	TEST RESET
15	RESETn	RESET#	RESET
16	TCK	TCK	TEST CLOCK
17	DEBUG	TCK	TEST CLOCK
18	DEBUG		
19	BCLKp	BCLK0	BUS CLOCK
20	GND	GND	GROUND
21	BCLKn	BCLK1	BUS CLOCK
22	PWR	PWR	POWER
23	GEN I/O DR	GEN I/O DR	DRIVES GEN I/O
24	TDO	TDO	TEST DATA OUT
25	GND	GND	GROUND
26	PULLED PIN	PULLED PIN	GROUND

FIG. 13